This patented technology describes various configurations of Networks-on-Chip (NoCs), such as those with multiple wired and wireless links and dynamic node allocation. In some embodiments, a torus interconnect structure is employed.
Reduced network latency by offering multiple alternative communication nodes.
Intellectual Property Protection:
Issued Patent, US 9,608,684